



02. Block Diagram
03. System Setting
04. CPU_F0_P0D0/SD0
05. CPU_F0_P0D0
06. CPU_F0_P0D0/SD0
07. CPU_F0_P0D0
08. CPU_F0_P0D0
09. CPU_F0_P0D0
10. CPU_F0_P0D0/SD0
11. CPU_F0_P0D0/SD0
12. CPU_F0_P0D0/SD0
13. CPU_F0_P0D0/SD0
14. CPU_F0_P0D0/SD0
15. CPU_F0_P0D0/SD0
16. CPU_F0_P0D0/SD0
17. CPU_F0_P0D0/SD0
18. CPU_F0_P0D0/SD0
19. CPU_F0_P0D0/SD0
20. CPU_F0_P0D0/SD0
21. CPU_F0_P0D0/SD0
22. CPU_F0_P0D0/SD0
23. CPU_F0_P0D0/SD0
24. CPU_F0_P0D0/SD0
25. CPU_F0_P0D0/SD0
26. CPU_F0_P0D0/SD0
27. CPU_F0_P0D0/SD0
28. CPU_F0_P0D0/SD0
29. CPU_F0_P0D0/SD0
30. CPU_F0_P0D0/SD0
31. CPU_F0_P0D0/SD0
32. CPU_F0_P0D0/SD0
33. CPU_F0_P0D0/SD0
34. CPU_F0_P0D0/SD0
35. CPU_F0_P0D0/SD0
36. CPU_F0_P0D0/SD0
37. CPU_F0_P0D0/SD0
38. CPU_F0_P0D0/SD0
39. CPU_F0_P0D0/SD0
40. CPU_F0_P0D0/SD0
41. CPU_F0_P0D0/SD0
42. CPU_F0_P0D0/SD0
43. CPU_F0_P0D0/SD0
44. CPU_F0_P0D0/SD0
45. CPU_F0_P0D0/SD0
46. CPU_F0_P0D0/SD0
47. CPU_F0_P0D0/SD0
48. CPU_F0_P0D0/SD0
49. CPU_F0_P0D0/SD0
50. CPU_F0_P0D0/SD0
51. CPU_F0_P0D0/SD0
52. CPU_F0_P0D0/SD0
53. CPU_F0_P0D0/SD0
54. CPU_F0_P0D0/SD0
55. CPU_F0_P0D0/SD0
56. CPU_F0_P0D0/SD0
57. CPU_F0_P0D0/SD0
58. CPU_F0_P0D0/SD0
59. CPU_F0_P0D0/SD0
60. CPU_F0_P0D0/SD0
61. CPU_F0_P0D0/SD0
62. CPU_F0_P0D0/SD0
63. CPU_F0_P0D0/SD0
64. CPU_F0_P0D0/SD0
65. CPU_F0_P0D0/SD0
66. CPU_F0_P0D0/SD0
67. CPU_F0_P0D0/SD0
68. CPU_F0_P0D0/SD0
69. CPU_F0_P0D0/SD0
70. CPU_F0_P0D0/SD0
71. CPU_F0_P0D0/SD0
72. CPU_F0_P0D0/SD0
73. CPU_F0_P0D0/SD0
74. CPU_F0_P0D0/SD0
75. CPU_F0_P0D0/SD0
76. CPU_F0_P0D0/SD0
77. CPU_F0_P0D0/SD0
78. CPU_F0_P0D0/SD0
79. CPU_F0_P0D0/SD0
80. CPU_F0_P0D0/SD0
81. CPU_F0_P0D0/SD0
82. CPU_F0_P0D0/SD0
83. CPU_F0_P0D0/SD0
84. CPU_F0_P0D0/SD0
85. CPU_F0_P0D0/SD0
86. CPU_F0_P0D0/SD0
87. CPU_F0_P0D0/SD0
88. CPU_F0_P0D0/SD0
89. CPU_F0_P0D0/SD0
90. CPU_F0_P0D0/SD0
91. CPU_F0_P0D0/SD0
92. CPU_F0_P0D0/SD0
93. CPU_F0_P0D0/SD0
94. CPU_F0_P0D0/SD0
95. CPU_F0_P0D0/SD0
96. CPU_F0_P0D0/SD0
97. CPU_F0_P0D0/SD0
98. CPU_F0_P0D0/SD0
99. CPU_F0_P0D0/SD0
100. CPU_F0_P0D0/SD0

GL504GS Block Diagram

Coffee Lake Platform



Power



[illegible]

Year	Month	Day	Event Name	City	Country	Time
2019	Jan	1	2019-01-01	USA	USA	12:00
2019	Jan	2	2019-01-02	USA	USA	12:00
2019	Jan	3	2019-01-03	USA	USA	12:00
2019	Jan	4	2019-01-04	USA	USA	12:00
2019	Jan	5	2019-01-05	USA	USA	12:00
2019	Jan	6	2019-01-06	USA	USA	12:00
2019	Jan	7	2019-01-07	USA	USA	12:00
2019	Jan	8	2019-01-08	USA	USA	12:00
2019	Jan	9	2019-01-09	USA	USA	12:00
2019	Jan	10	2019-01-10	USA	USA	12:00
2019	Jan	11	2019-01-11	USA	USA	12:00
2019	Jan	12	2019-01-12	USA	USA	12:00
2019	Jan	13	2019-01-13	USA	USA	12:00
2019	Jan	14	2019-01-14	USA	USA	12:00
2019	Jan	15	2019-01-15	USA	USA	12:00
2019	Jan	16	2019-01-16	USA	USA	12:00
2019	Jan	17	2019-01-17	USA	USA	12:00
2019	Jan	18	2019-01-18	USA	USA	12:00
2019	Jan	19	2019-01-19	USA	USA	12:00
2019	Jan	20	2019-01-20	USA	USA	12:00
2019	Jan	21	2019-01-21	USA	USA	12:00
2019	Jan	22	2019-01-22	USA	USA	12:00
2019	Jan	23	2019-01-23	USA	USA	12:00
2019	Jan	24	2019-01-24	USA	USA	12:00
2019	Jan	25	2019-01-25	USA	USA	12:00
2019	Jan	26	2019-01-26	USA	USA	12:00
2019	Jan	27	2019-01-27	USA	USA	12:00
2019	Jan	28	2019-01-28	USA	USA	12:00
2019	Jan	29	2019-01-29	USA	USA	12:00
2019	Jan	30	2019-01-30	USA	USA	12:00
2019	Jan	31	2019-01-31	USA	USA	12:00

[illegible][illegible]

Seq. no.	Location	Site ID	Location Name	Altitude	Site Date	Page
Seq. 01	Site 1	001	Site 1	1000	2010-01-01	1
Seq. 02	Site 2	002	Site 2	1000	2010-01-01	2
Seq. 03	Site 3	003	Site 3	1000	2010-01-01	3
Seq. 04	Site 4	004	Site 4	1000	2010-01-01	4
Seq. 05	Site 5	005	Site 5	1000	2010-01-01	5
Seq. 06	Site 6	006	Site 6	1000	2010-01-01	6
Seq. 07	Site 7	007	Site 7	1000	2010-01-01	7
Seq. 08	Site 8	008	Site 8	1000	2010-01-01	8
Seq. 09	Site 9	009	Site 9	1000	2010-01-01	9
Seq. 10	Site 10	010	Site 10	1000	2010-01-01	10
Seq. 11	Site 11	011	Site 11	1000	2010-01-01	11
Seq. 12	Site 12	012	Site 12	1000	2010-01-01	12
Seq. 13	Site 13	013	Site 13	1000	2010-01-01	13
Seq. 14	Site 14	014	Site 14	1000	2010-01-01	14
Seq. 15	Site 15	015	Site 15	1000	2010-01-01	15
Seq. 16	Site 16	016	Site 16	1000	2010-01-01	16
Seq. 17	Site 17	017	Site 17	1000	2010-01-01	17
Seq. 18	Site 18	018	Site 18	1000	2010-01-01	18
Seq. 19	Site 19	019	Site 19	1000	2010-01-01	19
Seq. 20	Site 20	020	Site 20	1000	2010-01-01	20
Seq. 21	Site 21	021	Site 21	1000	2010-01-01	21
Seq. 22	Site 22	022	Site 22	1000	2010-01-01	22
Seq. 23	Site 23	023	Site 23	1000	2010-01-01	23
Seq. 24	Site 24	024	Site 24	1000	2010-01-01	24
Seq. 25	Site 25	025	Site 25	1000	2010-01-01	25
Seq. 26	Site 26	026	Site 26	1000	2010-01-01	26
Seq. 27	Site 27	027	Site 27	1000	2010-01-01	27
Seq. 28	Site 28	028	Site 28	1000	2010-01-01	28
Seq. 29	Site 29	029	Site 29	1000	2010-01-01	29
Seq. 30	Site 30	030	Site 30	1000	2010-01-01	30
Seq. 31	Site 31	031	Site 31	1000	2010-01-01	31
Seq. 32	Site 32	032	Site 32	1000	2010-01-01	32
Seq. 33	Site 33	033	Site 33	1000	2010-01-01	33
Seq. 34	Site 34	034	Site 34	1000	2010-01-01	34
Seq. 35	Site 35	035	Site 35	1000	2010-01-01	35
Seq. 36	Site 36	036	Site 36	1000	2010-01-01	36
Seq. 37	Site 37	037	Site 37	1000	2010-01-01	37
Seq. 38	Site 38	038	Site 38	1000	2010-01-01	38
Seq. 39	Site 39	039	Site 39	1000	2010-01-01	39
Seq. 40	Site 40	040	Site 40	1000	2010-01-01	40
Seq. 41	Site 41	041	Site 41	1000	2010-01-01	41
Seq. 42	Site 42	042	Site 42	1000	2010-01-01	42
Seq. 43	Site 43	043	Site 43	1000	2010-01-01	43
Seq. 44	Site 44	044	Site 44	1000	2010-01-01	44
Seq. 45	Site 45	045	Site 45	1000	2010-01-01	45
Seq. 46	Site 46	046	Site 46	1000	2010-01-01	46
Seq. 47	Site 47	047	Site 47	1000	2010-01-01	47
Seq. 48	Site 48	048	Site 48	1000	2010-01-01	48
Seq. 49	Site 49	049	Site 49	1000	2010-01-01	49
Seq. 50	Site 50	050	Site 50	1000	2010-01-01	50
Seq. 51	Site 51	051	Site 51	1000	2010-01-01	51
Seq. 52	Site 52	052	Site 52	1000	2010-01-01	52
Seq. 53	Site 53	053	Site 53	1000	2010-01-01	53
Seq. 54	Site 54	054	Site 54	1000	2010-01-01	54
Seq. 55	Site 55	055	Site 55	1000	2010-01-01	55
Seq. 56	Site 56	056	Site 56	1000	2010-01-01	56
Seq. 57	Site 57	057	Site 57	1000	2010-01-01	57
Seq. 58	Site 58	058	Site 58	1000	2010-01-01	58
Seq. 59	Site 59	059	Site 59	1000	2010-01-01	59
Seq. 60	Site 60	060	Site 60	1000	2010-01-01	60
Seq. 61	Site 61	061	Site 61	1000	2010-01-01	61
Seq. 62	Site 62	062	Site 62	1000	2010-01-01	62
Seq. 63	Site 63	063	Site 63	1000	2010-01-01	63
Seq. 64	Site 64	064	Site 64	1000	2010-01-01	64
Seq. 65	Site 65	065	Site 65	1000	2010-01-01	65
Seq. 66	Site 66	066	Site 66	1000	2010-01-01	66
Seq. 67	Site 67	067	Site 67	1000	2010-01-01	67
Seq. 68	Site 68	068	Site 68	1000	2010-01-01	68
Seq. 69	Site 69	069	Site 69	1000	2010-01-01	69
Seq. 70	Site 70	070	Site 70	1000	2010-01-01	70
Seq. 71	Site 71	071	Site 71	1000	2010-01-01	71
Seq. 72	Site 72	072	Site 72	1000	2010-01-01	72
Seq. 73	Site 73	073	Site 73	1000	2010-01-01	73
Seq. 74	Site 74	074	Site 74	1000	2010-01-01	74
Seq. 75	Site 75	075	Site 75	1000	2010-01-01	75
Seq. 76	Site 76	076	Site 76	1000	2010-01-01	76
Seq. 77	Site 77	077	Site 77	1000	2010-01-01	77
Seq. 78	Site 78	078	Site 78	1000	2010-01-01	78
Seq. 79	Site 79	079	Site 79	1000	2010-01-01	79
Seq. 80	Site 80	080	Site 80	1000	2010-01-01	80
Seq. 81	Site 81	081	Site 81	1000	2010-01-01	81
Seq. 82	Site 82	082	Site 82	1000	2010-01-01	82
Seq. 83	Site 83	083	Site 83	1000	2010-01-01	83
Seq. 84	Site 84	084	Site 84	1000	2010-01-01	84
Seq. 85	Site 85	085	Site 85	1000	2010-01-01	85
Seq. 86	Site 86	086	Site 86	1000	2010-01-01	86
Seq. 87	Site 87	087	Site 87	1000	2010-01-01	87
Seq. 88	Site 88	088	Site 88	1000	2010-01-01	88
Seq. 89	Site 89	089	Site 89	1000	2010-01-01	89
Seq. 90	Site 90	090	Site 90	1000	2010-01-01	90
Seq. 91	Site 91	091	Site 91	1000	2010-01-01	91
Seq. 92	Site 92	092	Site 92	1000	2010-01-01	92
Seq. 93	Site 93	093	Site 93	1000	2010-01-01	93
Seq. 94	Site 94	094	Site 94	1000	2010-01-01	94
Seq. 95	Site 95	095	Site 95	1000	2010-01-01	95
Seq. 96	Site 96	096	Site 96	1000	2010-01-01	96
Seq. 97	Site 97	097	Site 97	1000	2010-01-01	97
Seq. 98	Site 98	098	Site 98	1000	2010-01-01	98
Seq. 99	Site 99	099	Site 99	1000	2010-01-01	99
Seq. 100	Site 100	100	Site 100	1000	2010-01-01	100

[illegible]

Year	Category	Value	Unit	Year	Category	Value	Unit
2000	Population	100	000	2000	Population	100	000
2001	Population	101	000	2001	Population	101	000
2002	Population	102	000	2002	Population	102	000
2003	Population	103	000	2003	Population	103	000
2004	Population	104	000	2004	Population	104	000
2005	Population	105	000	2005	Population	105	000
2006	Population	106	000	2006	Population	106	000
2007	Population	107	000	2007	Population	107	000
2008	Population	108	000	2008	Population	108	000
2009	Population	109	000	2009	Population	109	000
2010	Population	110	000	2010	Population	110	000
2011	Population	111	000	2011	Population	111	000
2012	Population	112	000	2012	Population	112	000
2013	Population	113	000	2013	Population	113	000
2014	Population	114	000	2014	Population	114	000
2015	Population	115	000	2015	Population	115	000
2016	Population	116	000	2016	Population	116	000
2017	Population	117	000	2017	Population	117	000
2018	Population	118	000	2018	Population	118	000
2019	Population	119	000	2019	Population	119	000
2020	Population	120	000	2020	Population	120	000
2021	Population	121	000	2021	Population	121	000
2022	Population	122	000	2022	Population	122	000
2023	Population	123	000	2023	Population	123	000
2024	Population	124	000	2024	Population	124	000
2025	Population	125	000	2025	Population	125	000
2026	Population	126	000	2026	Population	126	000
2027	Population	127	000	2027	Population	127	000
2028	Population	128	000	2028	Population	128	000
2029	Population	129	000	2029	Population	129	000
2030	Population	130	000	2030	Population	130	000
2031	Population	131	000	2031	Population	131	000
2032	Population	132	000	2032	Population	132	000
2033	Population	133	000	2033	Population	133	000
2034	Population	134	000	2034	Population	134	000
2035	Population	135	000	2035	Population	135	000
2036	Population	136	000	2036	Population	136	000
2037	Population	137	000	2037	Population	137	000
2038	Population	138	000	2038	Population	138	000
2039	Population	139	000	2039	Population	139	000
2040	Population	140	000	2040	Population	140	000
2041	Population	141	000	2041	Population	141	000
2042	Population	142	000	2042	Population	142	000
2043	Population	143	000	2043	Population	143	000
2044	Population	144	000	2044	Population	144	000
2045	Population	145	000	2045	Population	145	000
2046	Population	146	000	2046	Population	146	000
2047	Population	147	000	2047	Population	147	000
2048	Population	148	000	2048	Population	148	000
2049	Population	149	000	2049	Population	149	000
2050	Population	150	000	2050	Population	150	000
2051	Population	151	000	2051	Population	151	000
2052	Population	152	000	2052	Population	152	000
2053	Population	153	000	2053	Population	153	000
2054	Population	154	000	2054	Population	154	000
2055	Population	155	000	2055	Population	155	000
2056	Population	156	000	2056	Population	156	000
2057	Population	157	000	2057	Population	157	000
2058	Population	158	000	2058	Population	158	000
2059				2059			

Year	Month	Day	Time	Location	Activity	Notes
2012	Jan	1	10:00	Room 101	Classroom	First day of class
2012	Jan	2	10:00	Room 101	Classroom	
2012	Jan	3	10:00	Room 101	Classroom	
2012	Jan	4	10:00	Room 101	Classroom	
2012	Jan	5	10:00	Room 101	Classroom	
2012	Jan	6	10:00	Room 101	Classroom	
2012	Jan	7	10:00	Room 101	Classroom	
2012	Jan	8	10:00	Room 101	Classroom	
2012	Jan	9	10:00	Room 101	Classroom	
2012	Jan	10	10:00	Room 101	Classroom	
2012	Jan	11	10:00	Room 101	Classroom	
2012	Jan	12	10:00	Room 101	Classroom	
2012	Jan	13	10:00	Room 101	Classroom	
2012	Jan	14	10:00	Room 101	Classroom	
2012	Jan	15	10:00	Room 101	Classroom	
2012	Jan	16	10:00	Room 101	Classroom	
2012	Jan	17	10:00	Room 101	Classroom	
2012	Jan	18	10:00	Room 101	Classroom	
2012	Jan	19	10:00	Room 101	Classroom	
2012	Jan	20	10:00	Room 101	Classroom	
2012	Jan	21	10:00	Room 101	Classroom	
2012	Jan	22	10:00	Room 101	Classroom	
2012	Jan	23	10:00	Room 101	Classroom	
2012	Jan	24	10:00	Room 101	Classroom	
2012	Jan	25	10:00	Room 101	Classroom	
2012	Jan	26	10:00	Room 101	Classroom	
2012	Jan	27	10:00	Room 101	Classroom	
2012	Jan	28	10:00	Room 101	Classroom	
2012	Jan	29	10:00	Room 101	Classroom	
2012	Jan	30	10:00	Room 101	Classroom	
2012	Jan	31	10:00	Room 101	Classroom	
2012	Feb	1	10:00	Room 101	Classroom	
2012	Feb	2	10:00	Room 101	Classroom	
2012	Feb	3	10:00	Room 101	Classroom	
2012	Feb	4	10:00	Room 101	Classroom	
2012	Feb	5	10:00	Room 101	Classroom	
2012	Feb	6	10:00	Room 101	Classroom	
2012	Feb	7	10:00	Room 101	Classroom	
2012	Feb	8	10:00	Room 101	Classroom	
2012	Feb	9	10:00	Room 101	Classroom	
2012	Feb	10	10:00	Room 101	Classroom	
2012	Feb	11	10:00	Room 101	Classroom	
2012	Feb	12	10:00	Room 101	Classroom	
2012	Feb	13	10:00	Room 101	Classroom	
2012	Feb	14	10:00	Room 101	Classroom	
2012	Feb	15	10:00	Room 101	Classroom	
2012	Feb	16	10:00	Room 101	Classroom	
2012	Feb	17	10:00	Room 101	Classroom	
2012	Feb	18	10:00	Room 101	Classroom	
2012	Feb	19	10:00	Room 101	Classroom	
2012	Feb	20	10:00	Room 101	Classroom	
2012	Feb	21	10:00	Room 101	Classroom	
2012	Feb	22	10:00	Room 101	Classroom	
2012	Feb	23	10:00	Room 101	Classroom	
2012	Feb	24	10:00	Room 101	Classroom	
2012	Feb	25	10:00	Room 101	Classroom	
2012	Feb	26	10:00	Room 101	Classroom	
2012	Feb	27	10:00	Room 101	Classroom	
2012	Feb	28	10:00	Room 101	Classroom	
2012	Feb	29	10:00	Room 101	Classroom	
2012	Mar	1	10:00	Room 101	Classroom	
2012	Mar	2	10:00	Room 101	Classroom	
2012	Mar	3	10:00	Room 101	Classroom	
2012	Mar	4	10:00	Room 101	Classroom	
2012	Mar	5	10:00	Room 101	Classroom	
2012	Mar	6	10:00	Room 101	Classroom	
2012	Mar	7	10:00	Room 101	Classroom	
2012	Mar	8	10:00	Room 101	Classroom	
2012	Mar	9	10:00	Room 101	Classroom	
2012	Mar	10	10:00	Room 101	Classroom	
2012	Mar	11	10:00	Room 101	Classroom	
2012	Mar	12	10:00	Room 101	Classroom	
2012	Mar	13	10:00	Room 101	Classroom	
2012	Mar	14	10:00	Room 101	Classroom	
2012	Mar	15	10:00	Room 101	Classroom	
2012	Mar	16	10:00	Room 101	Classroom	
2012	Mar	17	10:00	Room 101	Classroom	
2012	Mar	18	10:00	Room 101	Classroom	
2012	Mar	19	10:00	Room 101	Classroom	
2012	Mar	20	10:00	Room 101	Classroom	
2012	Mar	21	10:00	Room 101	Classroom	
2012	Mar	22	10:00	Room 101	Classroom	
2012	Mar	23	10:00	Room 101	Classroom	
2012	Mar	24	10:00	Room 101	Classroom	
2012	Mar	25	10:00	Room 101	Classroom	
2012	Mar	26	10:00	Room 101	Classroom	
2012	Mar	27	10:00	Room 101	Classroom	
2012	Mar	28	10:00	Room 101	Classroom	
2012	Mar	29	10:00	Room 101	Classroom	
2012	Mar	30	10:00	Room 101	Classroom	
2012	Mar	31	10:00	Room 101	Classroom	
2012	Apr	1	10:00	Room 101	Classroom	
2012	Apr	2	10:00	Room 101	Classroom	
2012	Apr	3	10:00	Room 101	Classroom	
2012	Apr	4	10:00	Room 101	Classroom	
2012	Apr	5	10:00	Room 101	Classroom	
2012	Apr	6	10:00	Room 101	Classroom	
2012	Apr	7	10:00	Room 101	Classroom	
2012	Apr	8	10:00	Room 101	Classroom	
2012	Apr	9	10:00	Room 101	Classroom	
2012	Apr	10	10:00	Room 101	Classroom	
2012	Apr	11	10:00	Room 101	Classroom	
2012	Apr	12	10:00	Room 101	Classroom	
2012	Apr	13	10:00	Room 101	Classroom	
2012	Apr	14	10:00	Room 101	Classroom	
2012	Apr	15	10:00	Room 101	Classroom	
2012	Apr	16	10:00	Room 101	Classroom	
2012	Apr	17	10:00	Room 101	Classroom	
2012	Apr	18	10:00	Room 101	Classroom	
2012	Apr	19	10:00	Room 101	Classroom	
2012	Apr	20	10:00	Room 101	Classroom	
2012	Apr	21	10:00	Room 101	Classroom	
2012	Apr	22	10:00	Room 101	Classroom	
2012	Apr	23	10:00	Room 101	Classroom	
2012	Apr	24	10:00	Room 101	Classroom	
2012	Apr	25	10:00	Room 101	Classroom	
2012	Apr	26	10:00	Room 101	Classroom	
2012	Apr	27	10:00	Room 101	Classroom	
2012	Apr	28	10:00	Room 101	Classroom	
2012	Apr	29	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr	30	10:00	Room 101	Classroom	
2012	Apr</					

Year	Age	Gender	Height	Weight	Age	Age	Age
1990	18	Male	1.75	75	1990	18	Male
1991	19	Male	1.80	80	1991	19	Male
1992	20	Male	1.85	85	1992	20	Male
1993	21	Male	1.90	90	1993	21	Male
1994	22	Male	1.95	95	1994	22	Male
1995	23	Male	2.00	100	1995	23	Male
1996	24	Male	2.05	105	1996	24	Male
1997	25	Male	2.10	110	1997	25	Male
1998	26	Male	2.15	115	1998	26	Male
1999	27	Male	2.20	120	1999	27	Male
2000	28	Male	2.25	125	2000	28	Male
2001	29	Male	2.30	130	2001	29	Male
2002	30	Male	2.35	135	2002	30	Male
2003	31	Male	2.40	140	2003	31	Male
2004	32	Male	2.45	145	2004	32	Male
2005	33	Male	2.50	150	2005	33	Male
2006	34	Male	2.55	155	2006	34	Male
2007	35	Male	2.60	160	2007	35	Male
2008	36	Male	2.65	165	2008	36	Male
2009	37	Male	2.70	170	2009	37	Male
2010	38	Male	2.75	175	2010	38	Male
2011	39	Male	2.80	180	2011	39	Male
2012	40	Male	2.85	185	2012	40	Male
2013	41	Male	2.90	190	2013	41	Male
2014	42	Male	2.95	195	2014	42	Male
2015	43	Male	3.00	200	2015	43	Male
2016	44	Male	3.05	205	2016	44	Male
2017	45	Male	3.10	210	2017	45	Male
2018	46	Male	3.15	215	2018	46	Male
2019	47	Male	3.20	220	2019	47	Male
2020	48	Male	3.25	225	2020	48	Male
2021	49	Male	3.30	230	2021	49	Male
2022	50	Male	3.35	235	2022	50	Male
2023	51	Male	3.40	240	2023	51	Male
2024	52	Male	3.45	245	2024	52	Male
2025	53	Male	3.50	250	2025	53	Male
2026	54	Male	3.55	255	2026	54	Male
2027	55	Male	3.60	260	2027	55	Male
2028	56	Male	3.65	265	2028	56	Male
2029	57	Male	3.70	270	2029	57	Male
2030	58	Male	3.75	275	2030	58	Male
2031	59	Male	3.80	280	2031	59	Male
2032	60	Male	3.85	285	2032	60	Male
2033	61	Male	3.90	290	2033	61	Male
2034	62	Male	3.95	295	2034	62	Male
2035	63	Male	4.00	300	2035	63	Male
2036	64	Male	4.05	305	2036	64	Male
2037	65	Male	4.10	310	2037	65	Male
2038	66	Male	4.15	315	2038	66	Male
2039	67	Male	4.20	320	2039	67	Male
2040	68	Male	4.25	325	2040	68	Male
2041	69	Male	4.30	330	2041	69	Male
2042	70	Male	4.35	335	2042	70	Male

	Contract	Task ID	Request Name	Est Hours	Plan
Project		0000	Plan: 0000	100.00	
Project	001	0001	Task: 0001	200.00 (20)	1,000.00
Project	002	0002	Task: 0002	200.00 (20)	1,000.00
Project	003	0003	Task: 0003	200.00 (20)	1,000.00
Project	004	0004	Task: 0004	200.00 (20)	1,000.00
Project	005	0005	Task: 0005	200.00 (20)	1,000.00
Project	006	0006	Task: 0006	200.00 (20)	1,000.00
Project	007	0007	Task: 0007	200.00 (20)	1,000.00
Project	008	0008	Task: 0008	200.00 (20)	1,000.00
Project	009	0009	Task: 0009	200.00 (20)	1,000.00
Project	010	0010	Task: 0010	200.00 (20)	1,000.00

	Contract	2012-13	2013-14	2014-15	2015-16	2016-17
2012-13	100	100	100	100	100	100
2013-14	100	100	100	100	100	100
2014-15	100	100	100	100	100	100
2015-16	100	100	100	100	100	100
2016-17	100	100	100	100	100	100
2017-18	100	100	100	100	100	100
2018-19	100	100	100	100	100	100
2019-20	100	100	100	100	100	100
2020-21	100	100	100	100	100	100
2021-22	100	100	100	100	100	100
2022-23	100	100	100	100	100	100
2023-24	100	100	100	100	100	100
2024-25	100	100	100	100	100	100
2025-26	100	100	100	100	100	100
2026-27	100	100	100	100	100	100
2027-28	100	100	100	100	100	100
2028-29	100	100	100	100	100	100
2029-30	100	100	100	100	100	100
2030-31	100	100	100	100	100	100
2031-32	100	100	100	100	100	100
2032-33	100	100	100	100	100	100
2033-34	100	100	100	100	100	100
2034-35	100	100	100	100	100	100
2035-36	100	100	100	100	100	100
2036-37	100	100	100	100	100	100
2037-38	100	100	100	100	100	100
2038-39	100	100	100	100	100	100
2039-40	100	100	100	100	100	100
2040-41	100	100	100	100	100	100
2041-42	100	100	100	100	100	100
2042-43	100	100	100	100	100	100
2043-44	100	100	100	100	100	100
2044-45	100	100	100	100	100	100
2045-46	100	100	100	100	100	100
2046-47	100	100	100	100	100	100
2047-48	100	100	100	100	100	100
2048-49	100	100	100	100	100	100
2049-50	100	100	100	100	100	100
2050-51	100	100	100	100	100	100
2051-52	100	100	100	100	100	100
2052-53	100	100	100	100	100	100
2053-54	100	100	100	100	100	100
2054-55	100	100	100	100	100	100
2055-56	100	100	100	100	100	100
2056-57	100	100	100	100	100	100
2057-58	100	100	100	100	100	100
2058-59	100	100	100	100	100	100
2059-60	100	100	100	100	100	100
2060-61	100	100	100	100	100	100
2061-62	100	100	100	100	100	100
2062-63	100	100	100	100	100	100
2063-64	100	100	100	100	100	100
2064-65	100	100	100	100	100	100
2065-66	100	100	100	100	100	100
2066-67	100	100	100	100	100	100
2067-68	100	100	100	100	100	100
2068-69	100	100	100	100	100	100
2069-70	100	100	100	100	100	100
2070-71	100	100	100	100	100	100
2071-72	100	100	100	100	100	100
2072-73	100	100	100	100	100	100

[illegible][illegible][illegible]

DATE	DESCRIPTION	DEBIT	CREDIT	BALANCE
2019	1	1000		1000.00
2019	2	500		500.00
2019	3		200	300.00
2019	4	200		100.00
2019	5		100	200.00
2019	6	100		100.00
2019	7		50	50.00
2019	8	50		0.00
2019	9		100	100.00
2019	10	100		0.00
2019	11		200	200.00
2019	12	200		0.00
2019	13		100	100.00
2019	14	100		0.00
2019	15		50	50.00
2019	16	50		0.00
2019	17		100	100.00
2019	18	100		0.00
2019	19		200	200.00
2019	20	200		0.00
2019	21		100	100.00
2019	22	100		0.00
2019	23		50	50.00
2019	24	50		0.00
2019	25		100	100.00
2019	26	100		0.00
2019	27		200	200.00
2019	28	200		0.00
2019	29		100	100.00
2019	30	100		0.00
2019	31		200	200.00
2019	32	200		0.00
2019	33		100	100.00
2019	34	100		0.00
2019	35		50	50.00
2019	36	50		0.00
2019	37		100	100.00
2019	38	100		0.00
2019	39		200	200.00
2019	40	200		0.00
2019	41		100	100.00
2019	42	100		0.00
2019	43		50	50.00
2019	44	50		0.00
2019	45		100	100.00
2019	46	100		0.00
2019	47		200	200.00
2019	48	200		0.00
2019	49		100	100.00
2019	50	100		0.00
2019	51		50	50.00
2019	52	50		0.00
2019	53		100	100.00
2019	54	100		0.00
2019	55		200	200.00
2019	56	200		0.00
2019	57		100	100.00
2019	58	100		0.00
2019	59		50	50.00
2019	60	50		0.00
2019	61		100	100.00
2019	62	100		0.00
2019	63		200	200.00
2019	64	200		0.00
2019	65		100	100.00
2019	66	100		0.00
2019	67		50	50.00
2019	68	50		0.00
2019	69		100	100.00
2019	70	100		0.00
2019	71		200	200.00
2019	72	200		0.00
2019	73		100	100.00
2019	74	100		0.00
2019	75		50	50.00
2019	76	50		0.00
2019	77		100	100.00
2019	78	100		0.00
2019	79		200	200.00
2019	80	200		0.00
2019	81		100	100.00
2019	82	100		0.00
2019	83		50	50.00
2019	84	50		0.00
2019	85		100	100.00
2019	86	100		0.00
2019	87		200	200.00
2019	88	200		0.00
2019	89		100	100.00
2019	90	100		0.00
2019	91		50	50.00
2019	92	50		0.00
2019	93		100	100.00
2019	94	100		0.00
2019	95		200	200.00
2019	96	200		0.00
2019	97		100	100.00
2019	98	100		0.00
2019	99		50	50.00
2019	100	50		0.00

name	sex	birthdate	id number	age	height	weight
john	m	1950-01-01	101_2345	55	175	175
mary	f	1945-03-15	102_3456	53	160	130
john	m	1950-01-01	101_2345	55	175	175
mary	f	1945-03-15	102_3456	53	160	130
john	m	1950-01-01	101_2345	55	175	175
mary	f	1945-03-15	102_3456	53	160	130

[illegible][illegible][illegible][illegible][illegible][illegible]

Device Identification		
2025 Wireless Sensor		
SN	12345678901234567890	12345678901234567890
MAC	00:00:00:00:00:00	00:00:00:00:00:00

QUESTION		ANSWER	MARK
1	What is the purpose of the 'if' statement?	Control flow	100%
2	What is the purpose of the 'for' loop?	Iterative execution	100%
3	What is the purpose of the 'while' loop?	Conditional iteration	100%
4	What is the purpose of the 'do-while' loop?	Guaranteed execution	100%
5	What is the purpose of the 'switch' statement?	Multi-way branching	100%
6	What is the purpose of the 'break' statement?	Exit from loops	100%
7	What is the purpose of the 'continue' statement?	Skip to next iteration	100%
8	What is the purpose of the 'return' statement?	Exit from functions	100%
9	What is the purpose of the 'exit' function?	Program termination	100%
10	What is the purpose of the 'system' function?	Execute system commands	100%
11	What is the purpose of the 'sleep' function?	Pause execution	100%
12	What is the purpose of the 'time' function?	Get current time	100%
13	What is the purpose of the 'time_t' type?	Time representation	100%
14	What is the purpose of the 'time' macro?	Time conversion	100%
15	What is the purpose of the 'time' library?	Time-related functions	100%
16	What is the purpose of the 'time' header?	Time-related declarations	100%
17	What is the purpose of the 'time' module?	Time-related functionality	100%
18	What is the purpose of the 'time' package?	Time-related utilities	100%
19	What is the purpose of the 'time' namespace?	Time-related symbols	100%
20	What is the purpose of the 'time' module?	Time-related functionality	100%

Index	Function
index_000	index_0 in table 'index'
index_001	index_1 in table 'index'
index_002	index_2 in table 'index'
index_003	index_3 in table 'index'
index_004	index_4 in table 'index'
index_005	index_5 in table 'index'
index_006	index_6 in table 'index'
index_007	index_7 in table 'index'
index_008	index_8 in table 'index'
index_009	index_9 in table 'index'
index_010	index_10 in table 'index'
index_011	index_11 in table 'index'
index_012	index_12 in table 'index'






Table 8-3. Few Supported Normal and Lane-reversed Bifurcation Configurations

x16 Controller Reconfigured Width	x8 Controller Reconfigured Width	x4 Controller Reconfigured Width	Processor	Physical Lanes													
				0	1	2	3	4	5	6	7	8	9	10	11	12	13
x16	OFF	OFF	Direct	0	1	2	3	4	5	6	7	8	9	10	11	12	13
x8	x8	OFF	Direct	0	1	2	3	4	5	6	7	0	1	2	3	4	5
x8	x4	x4	Direct	0	1	2	3	4	5	6	7	0	1	2	3	0	1
x16	OFF	OFF	Reverse	15	14	13	12	11	10	9	8	7	6	5	4	3	2
x8	x8	OFF	Reverse	7	6	5	4	3	2	1	0	7	6	5	4	3	2
x8	x4	x4	Reverse	3	2	1	0	3	2	1	0	3	2	1	0	3	2

Notes:

- Support is also provided for narrow width and use devices with lower number of lanes (that is, usage on x4 configuration), however further bifurcation is not supported.
- In case that more than one device is connected, the device with the highest lane count, should always be connected to the lower lanes, as follows:
 - Connect lane 0 of 1st device to lane 0.
 - Connect lane 0 of 2nd device to lane 8.
 - Connect lane 0 of 3rd device to lane 12.
 For example:
 - When using 1x8 + 2x4, the 8 lane device must use lanes 0:7.
 - When using 1x4 + 1x2, the 4 lane device must use lanes 0:3, and other 2 lanes device must use lanes 8:9.
 - When using 1x4 + 1x2 + 1x1, 4 lane device must use lanes 0:3, two lane device must use lanes 8:9, one lane device must use lane 12.


B0-1-02 to CPU-4 P00 P-103 (000-371391)

31.1.4 Disabling and Termination Guidelines for the Intel® High Definition Audio Interface

When HDA, SDIN[1:0], DISPA, SDIN interface is not implemented on the platform the signal pin(s) may be left unconnected.

When the Intel® Display Audio interface is not implemented, PROC_AUDIO_CLK and PROC_AUDIO_SDI need to be terminated to GND via a weak pull-down resistor (i.e. ~2KΩ). PROC_AUDIO_SDO can be left unconnected.

Memory Channel A



Memory Channel B





Figure 4-10: 10% of 1000 is 100. 100 is 10% of 1000.



Main Board


UG005F			UG005G			UG005H		
A10	VSS_1	VSS_87	AWS	VSS_163	VSS_244	DWA	VSS_325	VSS_408
A11	VSS_2	VSS_88	AWP	VSS_164	VSS_245	DW1	VSS_326	VSS_409
A12	VSS_3	VSS_89	AWP2	VSS_165	VSS_246	DW2	VSS_327	VSS_410
A13	VSS_4	VSS_90	AWP3	VSS_166	VSS_247	DW3	VSS_328	VSS_411
A14	VSS_5	VSS_91	AWP4	VSS_167	VSS_248	DW4	VSS_329	VSS_412
A15	VSS_6	VSS_92	AWP5	VSS_168	VSS_249	DW5	VSS_330	VSS_413
A16	VSS_7	VSS_93	AWP6	VSS_169	VSS_250	DW6	VSS_331	VSS_414
A17	VSS_8	VSS_94	AWP7	VSS_170	VSS_251	DW7	VSS_332	VSS_415
A18	VSS_9	VSS_95	AWP8	VSS_171	VSS_252	DW8	VSS_333	VSS_416
A19	VSS_10	VSS_96	AWP9	VSS_172	VSS_253	DW9	VSS_334	VSS_417
A20	VSS_11	VSS_97	AWP10	VSS_173	VSS_254	DW10	VSS_335	VSS_418
A21	VSS_12	VSS_98	AWP11	VSS_174	VSS_255	DW11	VSS_336	VSS_419
A22	VSS_13	VSS_99	AWP12	VSS_175	VSS_256	DW12	VSS_337	VSS_420
A23	VSS_14	VSS_100	AWP13	VSS_176	VSS_257	DW13	VSS_338	VSS_421
A24	VSS_15	VSS_101	AWP14	VSS_177	VSS_258	DW14	VSS_339	VSS_422
A25	VSS_16	VSS_102	AWP15	VSS_178	VSS_259	DW15	VSS_340	VSS_423
A26	VSS_17	VSS_103	AWP16	VSS_179	VSS_260	DW16	VSS_341	VSS_424
A27	VSS_18	VSS_104	AWP17	VSS_180	VSS_261	DW17	VSS_342	VSS_425
A28	VSS_19	VSS_105	AWP18	VSS_181	VSS_262	DW18	VSS_343	VSS_426
A29	VSS_20	VSS_106	AWP19	VSS_182	VSS_263	DW19	VSS_344	VSS_427
A30	VSS_21	VSS_107	AWP20	VSS_183	VSS_264	DW20	VSS_345	VSS_428
A31	VSS_22	VSS_108	AWP21	VSS_184	VSS_265	DW21	VSS_346	VSS_429
A32	VSS_23	VSS_109	AWP22	VSS_185	VSS_266	DW22	VSS_347	VSS_430
A33	VSS_24	VSS_110	AWP23	VSS_186	VSS_267	DW23	VSS_348	VSS_431
A34	VSS_25	VSS_111	AWP24	VSS_187	VSS_268	DW24	VSS_349	VSS_432
A35	VSS_26	VSS_112	AWP25	VSS_188	VSS_269	DW25	VSS_350	VSS_433
A36	VSS_27	VSS_113	AWP26	VSS_189	VSS_270	DW26	VSS_351	VSS_434
A37	VSS_28	VSS_114	AWP27	VSS_190	VSS_271	DW27	VSS_352	VSS_435
A38	VSS_29	VSS_115	AWP28	VSS_191	VSS_272	DW28	VSS_353	VSS_436
A39	VSS_30	VSS_116	AWP29	VSS_192	VSS_273	DW29	VSS_354	VSS_437
A40	VSS_31	VSS_117	AWP30	VSS_193	VSS_274	DW30	VSS_355	VSS_438
A41	VSS_32	VSS_118	AWP31	VSS_194	VSS_275	DW31	VSS_356	VSS_439
A42	VSS_33	VSS_119	AWP32	VSS_195	VSS_276	DW32	VSS_357	VSS_440
A43	VSS_34	VSS_120	AWP33	VSS_196	VSS_277	DW33	VSS_358	VSS_441
A44	VSS_35	VSS_121	AWP34	VSS_197	VSS_278	DW34	VSS_359	VSS_442
A45	VSS_36	VSS_122	AWP35	VSS_198	VSS_279	DW35	VSS_360	VSS_443
A46	VSS_37	VSS_123	AWP36	VSS_199	VSS_280	DW36	VSS_361	VSS_444
A47	VSS_38	VSS_124	AWP37	VSS_200	VSS_281	DW37	VSS_362	VSS_445
A48	VSS_39	VSS_125	AWP38	VSS_201	VSS_282	DW38	VSS_363	VSS_446
A49	VSS_40	VSS_126	AWP39	VSS_202	VSS_283	DW39	VSS_364	VSS_447
A50	VSS_41	VSS_127	AWP40	VSS_203	VSS_284	DW40	VSS_365	VSS_448
A51	VSS_42	VSS_128	AWP41	VSS_204	VSS_285	DW41	VSS_366	VSS_449
A52	VSS_43	VSS_129	AWP42	VSS_205	VSS_286	DW42	VSS_367	VSS_450
A53	VSS_44	VSS_130	AWP43	VSS_206	VSS_287	DW43	VSS_368	VSS_451
A54	VSS_45	VSS_131	AWP44	VSS_207	VSS_288	DW44	VSS_369	VSS_452
A55	VSS_46	VSS_132	AWP45	VSS_208	VSS_289	DW45	VSS_370	VSS_453
A56	VSS_47	VSS_133	AWP46	VSS_209	VSS_290	DW46	VSS_371	VSS_454
A57	VSS_48	VSS_134	AWP47	VSS_210	VSS_291	DW47	VSS_372	VSS_455
A58	VSS_49	VSS_135	AWP48	VSS_211	VSS_292	DW48	VSS_373	VSS_456
A59	VSS_50	VSS_136	AWP49	VSS_212	VSS_293	DW49	VSS_374	VSS_457
A60	VSS_51	VSS_137	AWP50	VSS_213	VSS_294	DW50	VSS_375	VSS_458
A61	VSS_52	VSS_138	AWP51	VSS_214	VSS_295	DW51	VSS_376	VSS_459
A62	VSS_53	VSS_139	AWP52	VSS_215	VSS_296	DW52	VSS_377	VSS_460
A63	VSS_54	VSS_140	AWP53	VSS_216	VSS_297	DW53	VSS_378	VSS_461
A64	VSS_55	VSS_141	AWP54	VSS_217	VSS_298	DW54	VSS_379	VSS_462
A65	VSS_56	VSS_142	AWP55	VSS_218	VSS_299	DW55	VSS_380	VSS_463
A66	VSS_57	VSS_143	AWP56	VSS_219	VSS_300	DW56	VSS_381	VSS_464
A67	VSS_58	VSS_144	AWP57	VSS_220	VSS_301	DW57	VSS_382	VSS_465
A68	VSS_59	VSS_145	AWP58	VSS_221	VSS_302	DW58	VSS_383	VSS_466
A69	VSS_60	VSS_146	AWP59	VSS_222	VSS_303	DW59	VSS_384	VSS_467
A70	VSS_61	VSS_147	AWP60	VSS_223	VSS_304	DW60	VSS_385	VSS_468
A71	VSS_62	VSS_148	AWP61	VSS_224	VSS_305	DW61	VSS_386	VSS_469
A72	VSS_63	VSS_149	AWP62	VSS_225	VSS_306	DW62	VSS_387	VSS_470
A73	VSS_64	VSS_150	AWP63	VSS_226	VSS_307	DW63	VSS_388	VSS_471
A74	VSS_65	VSS_151	AWP64	VSS_227	VSS_308	DW64	VSS_389	VSS_472
A75	VSS_66	VSS_152	AWP65	VSS_228	VSS_309	DW65	VSS_390	VSS_473
A76	VSS_67	VSS_153	AWP66	VSS_229	VSS_310	DW66	VSS_391	VSS_474
A77	VSS_68	VSS_154	AWP67	VSS_230	VSS_311	DW67	VSS_392	VSS_475
A78	VSS_69	VSS_155	AWP68	VSS_231	VSS_312	DW68	VSS_393	VSS_476
A79	VSS_70	VSS_156	AWP69	VSS_232	VSS_313	DW69	VSS_394	VSS_477
A80	VSS_71	VSS_157	AWP70	VSS_233	VSS_314	DW70	VSS_395	VSS_478
A81	VSS_72	VSS_158	AWP71	VSS_234	VSS_315	DW71	VSS_396	VSS_479
A82	VSS_73	VSS_159	AWP72	VSS_235	VSS_316	DW72	VSS_397	VSS_480
A83	VSS_74	VSS_160	AWP73	VSS_236	VSS_317	DW73	VSS_398	VSS_481
A84	VSS_75	VSS_161	AWP74	VSS_237	VSS_318	DW74	VSS_399	VSS_482
A85	VSS_76	VSS_162	AWP75	VSS_238	VSS_319	DW75	VSS_400	VSS_483
A86	VSS_77	VSS_163	AWP76	VSS_239	VSS_320	DW76	VSS_401	VSS_484
A87	VSS_78	VSS_164	AWP77	VSS_240	VSS_321	DW77	VSS_402	VSS_485
A88	VSS_79	VSS_165	AWP78	VSS_241	VSS_322	DW78	VSS_403	VSS_486
A89	VSS_80	VSS_166	AWP79	VSS_242	VSS_323	DW79	VSS_404	VSS_487
A90	VSS_81	VSS_167	AWP80	VSS_243	VSS_324	DW80	VSS_405	VSS_488
						DW81	VSS_406	VSS_489
						DW82	VSS_407	VSS_490
						DW83	VSS_408	VSS_491

www.teknisi-indonesia.com

ASUS		Project Name		Rev.
GL504GS				R01
Title : CPU_GND				
Scale	Dept. :	ASUSTeK COMPUTER INC.	Engineer :	NB1 RD2 EE1
Date : Tuesday, April 17, 2018	Drawn	S	of	100


CFG

2023 Revise Change to 2021



CFG Straps

Main Board



CFG Straps for Processor

CFG[0]: Still reset sequence after PCCU PLL lock until de-assert

-1: Default Normal Operation. No stall

-2: Latch Numbers Reversed

CFG[1]: Reserved Configuration Lanes

Reserved Configuration Lanes

CFG[2]: PCI Express® Static x16 Lane Numbering Reversed

-1: Default Normal Operation

-2: Lane Numbers Reversed

CFG[3]: Reserved Configuration Lanes

Reserved Configuration Lanes

CFG[4]: XDP Express

-1: Disabled

CFG[5]: PCI Express® Sub-allocation

-00: 1.0B, 2.0B PCI Express®

-10: 2.0B PCI Express®

-11: 1.0B PCI Express®

CFG[6]: PEG Training

-1: Default PEG Train Immediately Following RESETN de-assertion

-2: PEG Wait for Switch for Training


CFG[10-15]: Reserved Configuration Lanes

Reserved Configuration Lanes


Refer: Intel 67000L_CPU_Vol1_Vol1.1, Table 6-7.1.1.1.1

OS: VTT CTRL:
System Memory Power Gate Control:
Enables the platform memory VTT regulator in CR and deeper and S1.


VTT Enable





CPU SIDEBOARD SIGNALS



The pins connect to:






Configuration		
Supply #1 (Phantom)	Supply #2 (Phantom)	Supply #3
VDDT off to GND	SD to GND	+3.3V (300mV)
VDDT_2C off to GND	SD to GND	+3.3V (300mV)
VDDT_2C off to GND	SD to GND	+3.3V (300mV)


WALL SWITCH	V1.1 PWR	V1.1 PWR	V1.1 PWR
V1.1 SW1	VDDT	VDDT	VDDT
V1.1 SW2	VDDT_2C	VDDT_2C	VDDT_2C
V1.1 SW3	VDDT_2C	VDDT_2C	VDDT_2C
V1.1 SW4	VDDT_2C	VDDT_2C	VDDT_2C

+VDDT/+VDDT1
DECAPS Place Back Side (TOP)



+VDDQ DECAPS Place Back Side (TOP)

100pF x 11
22uF x 4




+VDDIO DECAPS Place Back Side (TOP)



+VDDPLL_OC DECAPS Place Back Side (TOP)





+VDDCA DECAPS Place Back Side (TOP)



+VDDSTG DECAPS Place Back Side (TOP)




Main Board



		Project Name GL504GS		Rev R2
Title : CPU_PWR				
Date 0	Dept.: ASUSTeK COMPUTER INC.		Engineer: NB1 RD2 EE1	
Date: Tuesday, April 27, 2010		Page 0 of 102		


+VCCCORE DECAPS Place Back Side (TOP)

22uF x12
10uF x21
1uF x24




+VCCCORE cap near CPU

47uF x5



teknisi-indonesia

Project Name		Rev
GL504GS		R01
Title : CPU_POWER_CAP		
Iss	Dept. : ASUS/TAIwan COMPUTER INC.	Engineer: NB1 RD2 EE1
Date: Tuesday, April 17, 2018	Insert	30 of 100





	Equalizer setting(DB)
Eq A/N/C/D	0dB
EQ1A to EQ5A	12.5
R (Reck to Reck)	4.7
P (Preamp)	6.6
L (L to VDD)	13.1

	Play Back setting
PD A/N/C/D	dB
EQ1A to EQ5A	-3
R (Reck to Reck)	-1.5
P (Preamp)	0
L (L to VDD)	+2

	Channel Status setting
EN	With external 100ohm pull-up Resistor
D	Disable
I	Stable



SODIMM CHB-DIMM0 TOP H4.0mm STD (J1501)

12082-0084500
D4A50-26001-LP60-STD




NO-DIMM0 that do not support RST (RST only) will use the RST signal. NO-DIMM0 that support RST (RST) will use a combined RST (RST+RST) signal. NO-DIMM0 that support RST (RST) will use a combined RST (RST+RST) signal. NO-DIMM0 that support RST (RST) will use a combined RST (RST+RST) signal.

Main Board




Main Source	1st PWR	2nd PWR
AC_BAT_VDD	+1.2V	+VDD (0.6V from DIMM0)
	+VDD	+VDD (0.6V from DIMM0)
	+VDD	+VDD (0.6V from DIMM0)
	+VDD	+VDD (0.6V from DIMM0)

CFL H DDR4 SO-DIMM V_{REF-CA} Overview




Vref for CHA_DIMM0
CHA_DIMM1


Main Board











CFL H DDR4 x16 Memory Down V_{REF-CA} Overview







Vref for CHB_DIMM0
CHB_DIMM1



ASUS		Project Name	Rev
GL504GS			1.0
Title :		DIM_CADQnAge	
Doc	Dept:	ASUSTeK COMPUTER INC. Engineer:	NB1 RD2 EE1
Date: Tuesday, April 17, 2018	Sheet	18	of 183



teknisi-indonesia



USB Schematic

USB 2.0	
USBD_01	
USBD_02	
USBD_03	USB 1.1 type A
USBD_04	USB 1.1 type A
USBD_05	USB 1.1 type A
USBD_06	
USBD_07	
USBD_08	
USBD_09	Camera
USBD_10	Hi-Key = X8 BL control
USBD_11	BT
USBD_12	
USBD_13	USB 1.1 type C
USBD_14	






USB 3.0	
USBD_01	USB 1.1 type C
USBD_02	
USBD_03	USB 1.1 type A
USBD_04	USB 1.1 type A
USBD_05	USB 1.1 type A
USBD_06	
USBD_07	Card Reader
USBD_08	


USB 3 Card Reader

GL504QS PCIe/ATA Function define

PCIe-01 (SATA-7)	Function	PCIe-13 (SATA-08)	Function
PCIe-02		PCIe-14 (SATA-18)	SATA SSD
PCIe-03		PCIe-15 (SATA-2)	
PCIe-04		PCIe-16 (SATA-3)	WLAN-AC
PCIe-05		PCIe-17 (SATA-6)	PCIe (SATA) SSD
PCIe-06		PCIe-18 (SATA-5)	PCIe SSD
PCIe-07		PCIe-19 (SATA-6)	PCIe SSD
PCIe-08		PCIe-20 (SATA-7)	PCIe SSD
PCIe-09	PCIe (SATA SSD)	PCIe-21	GLAN
PCIe-10	PCIe SSD	PCIe-22	GLAN
PCIe-11 (SATA-04)	PCIe SSD	PCIe-23	
PCIe-12 (SATA-03)	PCIe SSD	PCIe-24	

	Function
CLKREQ-0	DGPU
CLKREQ-1	
CLKREQ-2	WLAN-AC
CLKREQ-3	
CLKREQ-4	GLAN
CLKREQ-5	TBT AR
CLKREQ-6	PCIe SSD
CLKREQ-7	PCIe SSD
CLKREQ-8	
CLKREQ-9	
CLKREQ-10~15	





G703GI display output from dGPU only,
so these strap are NC.
(Refer to PDG ch5.6, how to disable DDI)
If there is a MS-hybrid project, please notice the below strap

Strap => Display Port B Detected

```
PCH_GPP_I6: weak internal pull down
0 : Port B is not detected. (Default)
1 : Port B is detected.
```

Strap => Display Port C Detected


```
PCH_GPP_I8: weak internal pull down
0 : Port C is not detected. (Default)
1 : Port C is detected.
```

Strap => Display Port D Detected

```
PCH_GPP_I10: weak internal pull down
0 : Port D is not detected. (Default)
1 : Port D is detected.
```

Strap => Display Port F Detected

```
PCH GPP F23: weak internal pull down
0 : Port F is not detected. (Default)
1 : Port F is detected.
```





Main Board



PCH_GPPB21 : GCGBEN_PCH 0829 Heath remove R2519
PCH_GPP8, C9 : follow IP remove

PCH_GPPC21 : GPU_RST#
PCH_GPPC20 : DGPU_FWRCK



Onboard Memory PCB-ID:
GPP_C12 => D18M_SEL2
GPP_C13 => D18M_SEL1
GPP_C14 => D18M_SEL2

Remove 0921

	Hylix (2Gb)	IOXX (2Gb)	Micron (2Gb)
D18M_SEL0			
D18M_SEL1			
D18M_SEL2			

Boot BIOS Strap Bit BBS

Remove 0921

PCH_GPPB22: weak internal pull down



PU	LPC
PD	SP1 (Default)

No Reboot

Remove 0921

PCH_GPPB19: weak internal pull down

PU	Enable
PD	Disable (Default)



Project Name		Rev
GL504GS		R2.1
Title : PCH_GPIO		
Rev	Dept. : ASUS NEW COMPUTER INC.	Engineer : NB1 RD2 EE1
Date : Tuesday, 2017-11-20	Draw	25 of 102

PCH_GPPC21






Table 4-1. Power Descriptions for PHH in CMs, n



Purple reference CKS
Blue reference KDS



1.353


0.101A	0.085A
0.343A	0.286A
0.174A	0.145A
0.145A	0.005A
0.262A	0.219A
0.05A	0.042A





For power sequence measurement, place on CPU & GPU side of PCB




Main Board



+1.0V_VCCPLL -----> B0809
+1.0V_VCCPLL -----> B0820

teknisi-indonesia

ASUS		Project Name	Rev
GL504GS			Rev 1.1
Title : <Title>			
Drawn	Dept. : ASUS/tek.com/1728 Inc.	Engineer:	NS-1 RD2 EE1
Date: Tuesday, April 17, 2018	Sheet	39	of 102




	CS	SW	SP
PS_LAMP_CTL (SW pin10)	1	2	1
PS_LAMP_CTL (SW pin10)	2	2	1

GPIO 10 SW (PS pin 10)
GPIO 20 SW (PS pin 10)

CTE Version	ASUS E/P
2013.09.21.001	2013.09.21.001



Battery



Thermal sensor






2013.09.21.001 Rev01

2013.09.21.001 Rev01






Main Board




Reset Circuit

Pull up +3VSG through R7507(10kOhm)>100kOhm)
When +3VSG ready, R7507(10kOhm) and R5006(7.5kOhm) will be in parallel.
The CPU temperature point is protected ahead of time.
Increasing R7507 value can reduce to affect R5006.



Battery embedded (press pwr_sw 10sec, then reset ec)






DC power off solution:
Solution1 Mount R3206, C3201/ Unmount R3216
Solution2 Mount R3206/R3216/ Unmount C3201- for reserved 0432 footprint

R1.2-65


		Project Name		Rev	
		GL504GS		1.0	
Title : RST_Reset Circuit					
Size	Dept: ASUSTK COMPUTER		Engineer: EE		
Date: Tuesday, April 17, 2018			Sheet: 33 of 102		

Main Board







D3401,D3402 ESD Diode
1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP ,R7G
2nd Source: P/N:07024-00710000 NXP/PUSB2X4D




		Project Name GL504GS		Rev R2
Title : LAN RJ45 Conn.				
Size A	Dept.: ASUSTek COMPUTER INC.		Engineer: EE	
Date: Tuesday, April 17, 2018		Sheet	34	of 102



www.teknisi-indonesia.com













Project Name		Rev
ASUS GL504GS		R2.1
Title : AUD ESS HP&MIC		
Scale	Dept.: ASUS/PC COMPUTER INC.	Engineer: RD1EE2
Date: Tuesday, April 17, 2016	Sheet	27 of 102


NGFF_SSD




Project Name		Rev
ASUS		02.1
Title : MiniCard SSD		
Drawn	Dept. : ASUS COMPUTER INC. Engineer: EE	
Date: Tuesday, April 17, 2018	Sheet	45 of 102

Allen 2016

LPC Debug Port










2016/03/21





<Variant Name>

Project Name		Rev
ASUS GL504GS		R2.1
Title : DEBUG_LPC		
Size	Dept.: ASUSTek COMPUTER INC.	Engineer: EE
A	Date: Tuesday, April 17, 2018	Sheet 44 of 102




For EMI






HDMI LDO 1.1V S

2016/6/23 第 2-4 页




HDMI Active-Level Shift




HDMI PWR_+5VS_HDMI








HDMI Conn.




HDMI EMI






Note : 1. This part & symbol only apply for standard PCB stack-up list ed in datasheet appendix I
Please check your project must matching the thickness, DF and DK value of PCB every layer
2. C3810 & C3811 & C3812 & C3813 must replaced with 180F 0201 capacitors and tolerance of capacitance value is 5%
3. Pin7 & Pin8 & Pin11 & Pin12 & Pin13 must be connected to system ground
4. Pin14 to Pin17 are floated in regular scheme


PWM CPU Fan




PWM VGA Fan1






CPU Thermal Sensor



Temp.	Resistor
75	2kOhm
90	7.5kOhm
100	10.5kOhm
105	14kOhm
110	18.7kOhm











Project Name		Rev
GL504GS		R2.1
Title : FAN_Thermal Sensor & Fan		
Des	Dept. : ASUS/TEK COMPUTER INC.	Engineer: EE
Date: Thursday, April 17, 2014		
Drawn	By	By




<Variant Name>


Project Name		Rev
ASUS GL504GS		R2.1
Title : XDD_HDD & ODD CON		
Size	Dept.:	Engineer:
A	ASUSTek COMPUTER INC.	EE
Date: Tuesday, April 17, 2018	Sheet	51 of 102




PWR LED




HDD LED & PCIE SSD LED




HALL SENSOR
06033-00140000




BT/WLAN LED




Charger LED





For FIBER LED CTRL




For Eagle Eye LED CTRL






«Variant Name»

		Project Name GL504GS		Rev R2.1
Title : Power Protect				
Size Custom	Dept.: ASUSTek COMPUTER		Engineer: EE	
Date: Tuesday, April 17, 2018			Sheet 58	of 102




ASUS		Project Name	Rev
GL504GS			R2.1
Title : I/O_Main board Conn.			
Size	Dept.: ASUSTek COMPUTER INC. Engineer: EE		
A			
Date: Tuesday, April 17, 2018		Sheet	59 of 102

DC-IN Connector







Battery Connector

ESD Diode	P/N	Quantity
AMAZING	07024-00200200	1
NXP	07024-00710000	2




Note: Battery Connector 正確性與BAT1_IN_OC#是否預留!





		Project Name		Rev
		GL504GS		Rev
Title : DC & B&I IN				
Size A3	Dept.: Ntl_Power/tears		Engineer: Hon	
Date: Tuesday, April 17, 2018	Sheet	83	of 103	









<Variant Name>

ASUS		Project Name	Rev
		GL504GS	R2.1
Title : I/O board(1-3)_USB			
Size	Dept.:	ASUSTek COMPUTER INC.	Engineer: EE
Date: Tuesday, April 17, 2018	Sheet	64	of 102







[1127] EMI Request: place close to
PQR9201, PQR9208




<Variant Name>


Project Name		Rev
ASUS GL504GS		R2.1
Title : OTH_EMI		
Size	Dept.: ASUSTeK COMPUTER INC. Engineer: EE	
A		
Date: Tuesday, April 17, 2018	Sheet 69	of 102




GPU POWER SEQUENCE CONTROL







GPU POWER GOOD LOOPBACK



PCI EXPRESS_Graphics REVERSED Type PCIe X16




ASUS	Product Name	C2504GDS	Rev.	1.0
Model	GPU_PGOOD			
Part	GPU_PGOOD			
Rev.	1.0			



FBB Partition Memory (1 of 2)

MF=1 Mirror



R1.3-22 R1.3-25

USE GCORS VRAM 128Mb x 32 (512MB)

1st: PIN:03008-00030100 WYNECH45G04H4MFR-T2C (M-die) ,Strap: 0 x2


2nd: PIN:03008-00030200 SAMSUNGW4GHT325FC-HC00 ,Strap: 0x0

GDD5 MODE SELECTION

INDEX	HF	SSS1	SSS2
0.0	0	0	0000
0.1	0	0000	0000
0.2 (normal)	0000	0000	0
0.3 (normal)	0000	0000	0000

FBB Partition Memory (2 of 2)


MF=0 Normal



Main Board

ASUS		Program Name	Ver
		GL504G5	1.3
Title:		VRAM-CHANNEL B	
Date:	Dept.:	Author:	EE
4	ASUSTeK COMPUTER INC.	Engineer	
Date: Tuesday, April 11, 2017	Time:	14	of 100

MF=1 Mirror



R1.3-02 R1.2-25

USE GOOD VRAM 128MB + 32 (\$128M)

1st PIN:00008-00000100 HWN3KH5GC6H24MFR-T2C (M-die) ,Strap: 0 x2

2nd: PIN 03008-00030200 SAbuGUNGiKaGe1325FC-HC03_Stragr: 0x0


2nd: PIN 03008-00030400 MicronSDW4032RA80-60-F (B-de) ,Strap: 0x4

GDD5 MODE SELECTION

MODE	HF	SM1	SM3
ALL	2	5	1000
ALL	5	1000	1000
ALL removed	1000	1000	2
ALL removed	1000	1000	1000

FBC Partition Memory (2 of 2)


MF=0 Normal




Main Board




Channel A




Channel B




Channel C



Channel D




VSUM PMS_FBI02Q



New 07000


11000: New 07000 and change 07000 to 07000






The power supply components



Address: Temperature: 0.000



GL50400 071005









GPO Invert

Serial ABLE





teknisi-indonesia



15.2.3 Unconnected Signals (NC)


The following guidelines apply to several **http** responses:

- Power up all VHDL pins
- Leave MIO data pins and clock pins



Coffee lake IMVP8 Power (For CPU)




Coffee lake IMVP8 Power (For CPU)



+1.05VSUS [For PCH]





+1.8VSUS [For GPU]




</Variant Name>

		Project Name GL504GS		Rev 02
Title : PW_+1.8VUS				
Size A3	Dept.: NS Power Team		Engineer: Han	
Date: Tuesday, April 17, 2018			Sheet 84	of 102


+1.2V / +VTT / +2.5V[For Memory]



+3VA_DSW / +5VSUS [System Power]














Adaptor Mode (MFI)						Battery Mode (MFi/DFP)					
PG1_0N	PG1_0P	PG1_1N	PG1_1P	PG1_2N	PG1_2P	PG1_0N	PG1_0P	PG1_1N	PG1_1P	PG1_2N	PG1_2P
PG1_0N	1	0	1	0	1	PG1_0N	1	0	1	0	1
PG1_0P	0	1	0	1	0	PG1_0P	0	1	0	1	0
PG1_1N	0	1	0	1	0	PG1_1N	0	1	0	1	0
PG1_1P	1	0	1	0	1	PG1_1P	1	0	1	0	1
PG1_2N	1	0	1	0	1	PG1_2N	1	0	1	0	1
PG1_2P	0	1	0	1	0	PG1_2P	0	1	0	1	0
PG1_3N	0	1	0	1	0	PG1_3N	0	1	0	1	0
PG1_3P	1	0	1	0	1	PG1_3P	1	0	1	0	1
PG1_4N	0	1	0	1	0	PG1_4N	0	1	0	1	0
PG1_4P	1	0	1	0	1	PG1_4P	1	0	1	0	1




Load Switch

Main Board




POWER1	POWER2	POWER3	POWER4
100W	100W	100W	100W
100W	100W	100W	100W

Main Board



Adaptor select
total power = 90% ADP







Adaptor select	A Series	B Series
POWER1	100W	50W
POWER2	100W	50W
POWER3	100W	50W
POWER4	100W	50W
POWER5	100W	50W
POWER6	100W	50W
POWER7	100W	50W
POWER8	100W	50W
POWER9	100W	50W
POWER10	100W	50W
POWER11	100W	50W
POWER12	100W	50W
POWER13	100W	50W
POWER14	100W	50W
POWER15	100W	50W
POWER16	100W	50W
POWER17	100W	50W
POWER18	100W	50W
POWER19	100W	50W
POWER20	100W	50W
POWER21	100W	50W
POWER22	100W	50W
POWER23	100W	50W
POWER24	100W	50W
POWER25	100W	50W
POWER26	100W	50W
POWER27	100W	50W
POWER28	100W	50W
POWER29	100W	50W
POWER30	100W	50W
POWER31	100W	50W
POWER32	100W	50W
POWER33	100W	50W
POWER34	100W	50W
POWER35	100W	50W
POWER36	100W	50W
POWER37	100W	50W
POWER38	100W	50W
POWER39	100W	50W
POWER40	100W	50W
POWER41	100W	50W
POWER42	100W	50W
POWER43	100W	50W
POWER44	100W	50W
POWER45	100W	50W
POWER46	100W	50W
POWER47	100W	50W
POWER48	100W	50W
POWER49	100W	50W
POWER50	100W	50W
POWER51	100W	50W
POWER52	100W	50W
POWER53	100W	50W
POWER54	100W	50W
POWER55	100W	50W
POWER56	100W	50W
POWER57	100W	50W
POWER58	100W	50W
POWER59	100W	50W
POWER60	100W	50W
POWER61	100W	50W
POWER62	100W	50W
POWER63	100W	50W
POWER64	100W	50W
POWER65	100W	50W
POWER66	100W	50W
POWER67	100W	50W
POWER68	100W	50W
POWER69	100W	50W
POWER70	100W	50W
POWER71	100W	50W
POWER72	100W	50W
POWER73	100W	50W
POWER74	100W	50W
POWER75	100W	50W
POWER76	100W	50W
POWER77	100W	50W
POWER78	100W	50W
POWER79	100W	50W
POWER80	100W	50W
POWER81	100W	50W
POWER82	100W	50W
POWER83	100W	50W
POWER84	100W	50W
POWER85	100W	50W
POWER86	100W	50W
POWER87	100W	50W
POWER88	100W	50W
POWER89	100W	50W
POWER90	100W	50W
POWER91	100W	50W
POWER92	100W	50W
POWER93	100W	50W
POWER94	100W	50W
POWER95	100W	50W
POWER96	100W	50W
POWER97	100W	50W
POWER98	100W	50W
POWER99	100W	50W
POWER100	100W	50W



ASUS	ASUS	ASUS
POWER1	POWER2	POWER3
POWER4	POWER5	POWER6
POWER7	POWER8	POWER9
POWER10	POWER11	POWER12
POWER13	POWER14	POWER15
POWER16	POWER17	POWER18
POWER19	POWER20	POWER21
POWER22	POWER23	POWER24
POWER25	POWER26	POWER27
POWER28	POWER29	POWER30
POWER31	POWER32	POWER33
POWER34	POWER35	POWER36
POWER37	POWER38	POWER39
POWER40	POWER41	POWER42
POWER43	POWER44	POWER45
POWER46	POWER47	POWER48
POWER49	POWER50	POWER51
POWER52	POWER53	POWER54
POWER55	POWER56	POWER57
POWER58	POWER59	POWER60
POWER61	POWER62	POWER63
POWER64	POWER65	POWER66
POWER67	POWER68	POWER69
POWER70	POWER71	POWER72
POWER73	POWER74	POWER75
POWER76	POWER77	POWER78
POWER79	POWER80	POWER81
POWER82	POWER83	POWER84
POWER85	POWER86	POWER87
POWER88	POWER89	POWER90
POWER91	POWER92	POWER93
POWER94	POWER95	POWER96
POWER97	POWER98	POWER99
POWER100	POWER101	POWER102







[illegible]

Request Address									
Index	bits	bits	bits	bits	bits	bits	bits	bits	bits
URL	20	20	20	20	20	20	20	20	20
Source IP	Range: without consecutive numbering				Reserved range: none				bits 0-1 bits 2-3 bits 4-5 bits 6-7 bits 8-15



www.teknisi-indonesia.com


+NVVDD [For DGPU]
 Imax=20-45.7A@50.7A
 Ipr=20-28.5+11.0.5A




+FBVDDQ [For VRAM]

Imax=30.6A
Iyp=25A

DVS Data List			
Pin Name	1-100V1.0V	1-100V1.0V	1-100V
VR1001	1.00Vmax	1.00Vmax	1.00Vmax
VR1002	2.1-1.00Vmax	1.1-1.00Vmax	2.1-1.00Vmax
VR1003	3.3-1.00Vmax	3.3-1.00Vmax	3.3-1.00Vmax




Thermal resistance = 95°C
Power dissipation close to typical





AC-IN Mode

GL504GS Power-On Sequence
Timing Diagram Rev.2.1

AC-IN Mode

